Emad Ebeid
Franco Fummi
ABSTRACT
The design of the network in distributed embedded systems often necessitates the analysis of its HW/SW tradeoffs along with network tradeoffs. To do so, a framework is presented to perform joint exploration of both HW/SW and network (NW) design spaces. In the proposed approach, UML+Profiles are used to model the whole system and SystemC code generation mechanism is exploited to validate it. SystemC-based HW/SW and NW simulators are integrated and used to simulate the overall system model. Design tradeoffs of HW/SW and NW are characterized to define the overall joint design space. In order to validate the proposed framework, an example of automotive application is used to explore several performance metrics and show how the framework is able to find the optimal set of design parameters.
- P. J. Ashenden. The Designer's Guide to VHDL. Morgan Kaufmann, 2001. Google Scholar
Digital Library
- O. Azizi, A. Mahesri, J. Stevenson, S. Patel, and M. Horowitz. An integrated framework for joint design space exploration of microarchitecture and circuits. In Design, Automation Test in Europe Conference Exhibition (DATE), pages 250--255, 2010. Google ScholarDigital Library
- SystemC Network Simulation Library -- version 2, 2013. URL: http://sourceforge.net/projects/scnsl.Google Scholar
- E. Ebeid, F. Fummi, and D. Quaglia. Communication Alternatives Exploration in Model-Driven Design of Networked Embedded Systems. In 14th International Workshop on Microprocessor Test and Verification (MTV), 2013.Google Scholar
- E. Ebeid, F. Fummi, D. Quaglia, and F. Stefanni. Refinement of UML/MARTE Models for the Design of Networked Embedded Systems. In Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pages 1072--1077, 2012. Google ScholarDigital Library
- E. Ebeid, D. Quaglia, and F. Fummi. UML-based Modeling and Simulation of Environmental Effects in Networked Embedded Systems. In 16th Euromicro Conference on Digital System Design (DSD), 2013. Google ScholarDigital Library
- EDALAB. HIFSuite: Tools and APIs for HDL Code Conversion and Manipulation-- version 2012.12, 2012. http://www.hifsuite.com/.Google Scholar
- F. Herrera, H. Posadas, P. Peñil, E. Villar, F. Ferrero, and R. Valencia. A MDD Methodology for Specification of Embedded Systems and Automatic Generation of Fast Configurable and Executable Performance Models. In Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '12, pages 529--538. ACM, 2012. Google ScholarDigital Library
- IEEE Standards Association. Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language. IEC 62530:2007 (E), IEEE Std 1800-2007, pages 1--668, 2007.Google Scholar
- G. Mariani, A. Brankovic, G. Palermo, J. Jovic, V. Zaccaria, and C. Silvano. A correlation-based design space exploration methodology for multi-processor systems-on-chip. In 47th ACM/IEEE Design Automation Conference (DAC), pages 120--125, 2010. Google ScholarDigital Library
- H. Muhr, R. Holler, and M. Horauer. A Heterogeneous Hardware-Software Co-Simulation Environment Using User Mode Linux and Clock Suppression. In Proc. of the International Conference on Mechatronic and Embedded Systems and Applications, 2006.Google ScholarCross Ref
- ns-3 project. NS-3. NS-3 Manuals. URL: http://www.nsnam.org/.Google Scholar
- Object Management Group. Acceleo. URL: http://www.eclipse.org/acceleo/.Google Scholar
- Object Management Group. A UML Profile for MARTE (version 1.1). In OMG document number: formal/2011-06-02, June 2011. URL: http://www.omgmarte.org.Google Scholar
- OPNET Technologies, Inc. OPNET. OPNET Manuals. URL: http://www.opnet.com.Google Scholar
- OSCI and IEEE. IEEE Std 1666 - 2005 IEEE Standard SystemC Language Reference Manual. IEEE Std 1666-2005, pages 1--423, 2006.Google Scholar
- D. Quaglia, R. Muradore, R. Bragantini, and P. Fiorini. A systemc/matlab co-simulation tool for networked control systems. Simulation Modelling Practice and Theory, 23(0):71--86, 2012.Google ScholarCross Ref
- Sébastien Gérard et al. Papyrus UML. URL: http://www.papyrusuml.org.Google Scholar
- C. Silvano, W. Fornaciari, G. Palermo, V. Zaccaria, F. Castro, M. Martinez, S. Bocchio, R. Zafalon, P. Avasare, G. Vanmeerbeeck, C. Ykman-Couvreur, M. Wouters, C. Kavka, L. Onesti, A. Turco, U. Bondi, G. Mariani, H. Posadas, E. Villar, C. Wu, F. Dongrui, and Z. Hao. The multicube design flow. In C. Silvano, W. Fornaciari, and E. Villar, editors, Multiobjective Design Space Exploration of Multiprocessor SoC Architectures, pages 3--17. Springer New York, 2011.Google ScholarCross Ref
- N. Trcka, M. Hendriks, T. Basten, M. Geilen, and L. Somers. Integrated model-driven design-space exploration for embedded systems. In International Conference on Embedded Computer Systems (SAMOS), pages 339--346, 2011.Google ScholarCross Ref
- Varga, A. OMNET++. OMNET++. OMNET++ Manuals. URL: http://www.omnetpp.org.Google Scholar
Index Terms
- A framework for design space exploration and performance analysis of networked embedded systems
Recommendations
SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration
The development of digital designs today is much more complex than before, as they now impose more severe demands and require greater number of functionalities to be conceived. The current approach, based on the register transfer level (RTL) design ...
SystemC-based electronic system-level design space exploration environment for dedicated heterogeneous multi-processor systems
AbstractThis work faces the problem of the Electronic System-Level (ESL) HW/SW co-design of dedicated electronic digital systems based on heterogeneous multi-processor architectures. In particular, the work presents a prototype SystemC-based ...
An Integrated Exploration and Virtual Platform Framework for Many-Accelerator Heterogeneous Systems
The recent advent of many-accelerator systems-on-chip (SoC), driven by the need for maximizing throughput and power efficiency, has led to an exponential increase in the hardware/software co-design complexity. The reason of this increase is that the ...
Comments